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Abstract-Vertical FET’s in  GaAlAs material systems have been fab- 
ricated. The present structure makes possible extremely short (iess than 
1000-A) channel devices which are beyond the reach of optical litho- 
graphic processes. Devices with transconducfance g,,, as high B S  280 
mS/rhm have been obtained. 
VERTICAL  FET  IN  THE  GaAs/GaAlAs  MATERIAL  SYSTEM 
HE INTRODUCTION  of DMOS (double-diffused MOS) 
and VMOS (vertical or V-groove MOS) based on silicon 
has led to  significaht  improvement  in  the  performance of 
microwave  amplifiers,  high-speed  logic  devices,  and  espe- 
cially high  voltage  switching devices [ 11 . 111-V semiconductor 
devices offer superior performance due to the h g h  mobility 
and saturation velocity. The vertical FET structure reported 
in this work has made possible the fabrication of submicro- 
meter devices without  sophisticated  submicrometer  litho- 
graphic  processes. 
The  critical  dimension  in  our devices  is defined  by  the 
thickness of an epitaxially grown layer and can thus be con- 
trolled to a degree of accuracy unattainable in lithographic 
processes, especially with advanced crystal growth techniques 
such as molecular beam epitaxy (MBE) and  metal-organic 
chemical vapor deposition (MOCVD). An advantage of verti- 
cal FET’s is the ability to independently optimize the doping 
densities of the layers. In addition, the 111-V material offers 
an extra degree of freedom unavailable in Si through the use 
of  heterojunctions.  The  band  discontinuity  at  a  heterojunction 
can  be used to  exploit  transient  electron  transport  phenomena 
such as velocity  overshoot [2] ,  [3] and  ballistic  transport 
[4] to achieve high  electron  velocity.  Moreover,  the  difference 
in mobility  and  band-gap of 111-V compounds  can be utilized 
to  optimize  important  parameters  such as breakdown  voltages 
in different  applications. 
In  the.past  few  years,  short-channel devices have generated 
considerable  interest.  However,  conventional  submicrometer 
devices often suffer from high source resistance which offsets 
the  advantage  gained  from  the  short  channel.  The  vertical 
FET design presented  here  makes is possible to  embed  a  thick 
n(2 - 4 X 1017 cmP3) layer next to the channel. Thus the 
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source and drain parasitic series resistance can be drastically 
reduced owing to  the  removal  of  the  undesirable  effect of 
surface  depletion  in  the  channel  between  the  gate edge and  the 
source ohmic contact. However, the reduction of the channel 
length  causes  short-channel  effects t o  become  more  significant. 
These  include  a  higher  current  in  the  subthreshold  region  and 
a threshold voltage which  depends  on  the  drain  voltage.  These 
effects can be reduced by introducing a thin p+ or  n-layer 
between  the  channel  and  the  n+  drain.  The  penetration of the 
depletion region from the drain toward the channel is sup- 
pressed by such  schemes. 
The  GaAs  vertical  FET  has  considerable  advantage  compared 
to silicon transistors as far as ,high-voltage switching applica- 
tions  are  concerned.  The  dominant  feature , o f  high  power 
FET design is the minimization of the on resistance subject 
to  the voltage,  current,  and  speed  requirements [5] ,  [6] I 
A lightly doped n- layer is used on the drain side of the 
channel region to increase the drain breakdown voltage. At 
low drain voltage, the resistance of the n- layer dominates 
the on characteristics of the device. There is a tradeoff be- 
tween  breakdown  voltage  and  the  on-resistance.  The  on-resist: 
ance  of  such devices  increases  with  increasing  drain-source 
voltage  Capability. 111-V vertical FET  structure  prdvides 
an on-resistance value about six times smaller than Si devices 
with the same voltage capability because of the high electron 
mobility. 
Vertical  FET’s  were  fabricated  in  the  GaAs/GaAlAs  material 
system with both LPE and MEdE grown wafers. The structure 
is shown in Fig. l(a). The epitaxial layers were successively 
grown  by  LPE  or  MBE  on n’. GaAs  substrate  with  the  follow- 
ing compositions:  3-pm n(1;5 X cmP3),  0.15-pm p(1 - 
2 X 1017 ~ m - ~ ) ,  1.5-pm n(3 X 1017 ~ m - ~ ) .  Grooves of 2.5- 
pm  depth  were  tched  with 1 :8:8(HzSO4:H202 :HzO). 
6 X 10l2 cm-2 Si  was ion imp’lanted at an energy of 120 
keV. 
Schottky gates with  breakdown voltage  of +-4 V and 
reasonably  low  gate-to-source series  resistance (-1 st/mm) 
were obtained. Following annealing AuGe/Au ohmic contacts 
were  deposited  for  the  drain  and  souce.  Definition of an  alumi- 
num  gate  completed  the  device. 
Interesting  results were obtained  with  the device shown 
in  Fig. l(a).  When  operating  with  the  source  and  drain as 
shown  the  drain  current-voltage (DC) characteristics are 
shown in Fig. 2(a) and  (b).  At  zero  gate  voltage,  in Fig. 2(bJ, 
the channel is fully depleted and the device is an enhance- 
ment-type  transistor. 
The I-V curve  (Fig. 2 )  shows  the  short-channel  characteris- 
tics  with  the  combined  effect  of  saturation  and  punchthrough 
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Fig. 1. (a) Schematic drawing of the implanted GaAs vertical MESFET. 
(b) Schematic  drawing of the  vertical  GaAs  MESFET  with  a  grown  thin 
n-FET  layer. (c) Schematic  drawing of the  heterostructure  vertical  FET 




Fig. 2. Drain current-voltage characteristics of the ion-implanted vertical 
GaAs MESFET's. (a) LPE-grown layers (gate width of 100 pm). (b) 
MBE-grown  layers  (gate  width of 1 2 0 ~ m ) .  
effects. When punchthrough occurs in the channel, electrons 
can  be  injected  into  the  depleted  channel  region  and  the 
current is space-charge limited. Under low gate voltages, the 
space-charge current dominates. However, at higher voltages, 
the total drain current is the sum of the channel and space- 
charge-limited current [ 7 ]  . These give rise to the characteris- 
tics as shown in Fig. 2(a) and  (b).  A  typicalg,  value is about 
250 mSimm,  the  highest  obtained is 280  mS/mm.  These 
values  are as measured  values.  A  correction  for  the  source 
resistance  yields g, values in  excess  of  320  mSjmm.  It  should 
be noted  that  no  hysteresis  has  been  observed  on  our  FET's. 
In a short-channel ion-implanted vertical FET, there exists 
a  practical  and  important  limitation  on  the  device  performance. 
To eliminate  he  undesirable  source-drain  punchthrough 
effect.  the  doping level in  the  p-layer  has  to  be  high.  However, 
if the doping level ArA is increased beyond 2 X l o L 7  cmP3: 
control of the channel doping N i  - JVA becomes  difficult. 
Also, the channel layer will be a highly compensated region 
which  leads to reduced  mobility.  In  addition,  a too  high 
implantation dosage will degrade  or  even  destroy  the  Schottky 
barrier between the part of the gate overlapping the source 
and drain. The same problem is found in self-aligned FET's 
[SI. These  considerations  lead to  an  upper  limit  of  about 
2 X I O l 7  cm-3 for the p-layer. This problem can be solved 
by growing a thin ( ~ 5 0  nm with 2 X I O l 7  cm-3 n- FET) 
layer (by MBE or MOCVD) instead of implantation as shown 
in Fig. l(b). This completely removes the limitation on the 
doping level in the p+ and n+ layer. As a result, the Schottky 
barrier between the gate and the source layer is now higher. 
An alternative solution is to employ a heterostructure with 
GaAlAs  layers  for  the  source  and  drain  and  GaAs  for  the 
channel layer. The n GaAs channel layer can now be grown 
on the p-GaAs by lateral selective area growth using LPE [91 
(Fig. l(c)), as there exists preferential growth over the GaAs 
surface  only  when  both  the  GaAs  and  GaAlAs  regions  are 
exposed  to  a  solution  of GaAlAs. Very  thin  layers  can  be 
grown in this manner. An additional advantage of this struc- 
ture is the  increased  Schottky  barrier  height  between  the  gate 
metal  and  higher  gap  GaAlAs.  Preliminary  results  from  devices 
resulted  in  uncorrectedg,  values  as  high as 280 mS/mm. 
In conclusion, high transconductance vertical FET's have 
been fabricated in GaAs/GaAlAs. The use of a vertical struc- 
ture allows submicrometer devices to be fabricated without 
sophisticated  photolithographic  processes.  The  transistors 
exhibited  high  transconductance.  Potential  applications  in 
high-power  high-voltage  switching  devices  and  high-speed 
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devices utilizing heterostructures are currently being investi- 
gated. In order t o  realize this  potential,  minimization of 
different  parasitics is needed  by using fine  line  lithography  in 
the  lateral  direction,  For  high-voltage  handling  the  overlap 
between the gate and drain should be minimized to eliminate 
Schottky  breakdown. 
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